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(57) ABSTRACT 
A method and system for computing Fourier coef?cients for 
a Fourier representation of a mask transmission function for a 
lithography mask. The method includes: sampling a polygon 
of a mask pattern of the lithography mask to obtain an indi 
cator function Which de?nes the polygon, performing a Fou 
rier Transform on the indicator function to obtain preliminary 
Fourier coe?icients, and scaling the Fourier coef?cients for 
the Fourier representation of the mask transmission function, 
Where at least one of the steps is carried out using a computer 
device. 
13 Claims, 3 Drawing Sheets 
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METHOD AND SYSTEM FOR COMPUTING 
FOURIER SERIES COEFFICIENTS FOR 
MASK LAYOUTS USING FFT 
CROSS-REFERENCE TO RELATED 
APPLICATION 
This application claims priority under 35 USC §119 from 
European Patent Application No. 101616746 ?led Apr. 30, 
2010, the entire contents of Which are incorporated herein by 
reference. 
BACKGROUND OF INVENTION 
1. Field of the Invention 
The present invention relates to a method for computing 
Fourier series coef?cients for mask layouts used in modern 
optical lithography processes. 
2. Description of the Related Art 
US. Pat. No. 7,568,174 B2 describes a “Method for 
Checking the Printability of a Lithography Target.” 
US. Pat. No. 7,000,3758 B2 describes a “A System and 
Method For Lithography Simulation.” 
US. Patent Pub. No. 20090083692 A1 describes a “Flash 
Based Anti-Aliasing Techniques for High-Accuracy High 
E?iciency Mask Synthesis.” 
US. Patent Pub. No. 20050185159 A1 describes “A Fast 
Model-Based Optical Proximity Correction.” 
There is a need to calculate the Fourier coef?cients for 2D 
mask design in a manner that is less time-consuming and 
avoids the introduction of aliasing. 
SUMMARY OF THE INVENTION 
It is an object of the present invention to provide a method 
for calculating a Fourier representation of mask transmission 
function of IC mask layouts in a more ef?cient manner, in 
addition to reducing aliasing. 
One aspect of the invention includes a method for comput 
ing Fourier coef?cients for a Fourier representation of a mask 
transmission function for the print simulation of a lithography 
mask used in the manufacture of lithography masks, the 
lithography masks having use in the manufacture of inte 
grated circuits, the method including the steps of: sampling at 
least one polygon of a mask pattern of the lithography mask to 
obtain an indicator function de?ning at least one polygon, 
performing a Fourier Transform on the indicator function to 
obtain Preliminary Fourier coe?icients, and scaling the Pre 
liminary Fourier coef?cients to obtain the Fourier coef?cients 
of the Fourier representation of the mask transmission func 
tion, Where at least one of the steps is carried out using a 
computer device. 
Another aspect of the invention includes a method for 
computing Fourier coef?cients for a Fourier representation of 
a mask transmission function for the print simulation of a 
lithography mask used in the manufacture of lithography 
masks, the lithography masks having use in the manufacture 
of integrated circuits. The method includes the steps of: sam 
pling at least one polygon of a mask pattern of the lithography 
mask to obtain an indicator function de?ning at least one 
polygon, performing a Fourier Transform on the indicator 
function to obtain Preliminary Fourier coe?icients, scaling 
the Preliminary Fourier coef?cients to obtain the Fourier 
coef?cients of the Fourier representation of the mask trans 
mission function, using the Fourier coef?cients to obtain a 
print simulation of the lithography mask, and using the print 
simulation in the manufacture of at least one of lithography 
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mask and integrated circuit, Where at least one of the steps is 
carried out using a computer device. 
Another aspect of the invention includes a system for com 
puting Fourier coef?cients for a Fourier representation of a 
mask transmission function for a lithography mask. The sys 
tem includes a means for sampling at least one polygon of a 
mask pattern of the lithography mask to obtain an indicator 
function de?ning at least one polygon; a computer device 
including means for performing a Fourier Transform opera 
tion on the indicator function to obtain preliminary Fourier 
coe?icients; and scaling means for scaling the preliminary 
Fourier coef?cients to obtain the Fourier coef?cients for the 
Fourier representation of the mask transmission function. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Embodiments of the present invention are described in 
detail in conjunction With the accompanying draWings, in 
Which: 
FIG. 1 shoWs the overall process of designing a pattern of 
a printable mask Which results in a desired pattern When used 
in an optical lithography system; 
FIG. 2 shoWs a schematic diagram for illustrating details of 
the print simulation process of a given mask layout; 
FIG. 3 shoWs an example of a tile consisting of a rectilinear 
Polygon; 
FIG. 4 shoWs a block diagram for illustrating the method 
steps of computing the exact Fourier coef?cient of a mask 
transmission function; and 
FIG. 5 shoWs a schematic representation of an implemen 
tation of the scaling step. 
DETAILED DESCRIPTION OF THE PREFERRED 
EMBODIMENTS 
In optical lithography, the Fourier representation of mask 
layers is commonly used for mask optimiZation procedures 
such as model-based optical proximity correction (OPC) or 
source-mask optimiZation (SMO). The Fourier representa 
tion of mask layers is based on Fourier coe?icients. To e?i 
ciently and accurately compute the Fourier series coef?cients 
of patterns, such as polygons for IC mask designs,iis essen 
tial for the print simulation in the mask manufacturing pro 
cess. 
The print simulation is vital due to the very high cost of 
mask manufacturing. The print simulation takes into account 
the Fourier Transformation of the optical system as Well as the 
Fourier Transformation of the mask transmission function. 
Combining these and performing an inverse Fourier Trans 
formation lead to the illuminated pattern on a resist and in 
conjunction With a resist model and an etching model the 
printed image using the IC mask can be simulated. Hence, it 
is understood that the accuracy of the Fourier coef?cients 
used to describe the mask transmission function is essential. 
A potential embodiment of the above method is to obtain 
exact Fourier coef?cients from the preliminary Fourier coef 
?cients of a discrete Fourier Transformation of an indicator 
function derived from one or more polygons of a mask layout. 
The indicator function describes the one or more polygons by 
a minimum of pixels. Every polygon in the mask pattern is 
hence represented by a sample having a reduced number of 
pixels such that the complexity of the Fourier Transform 
based on that indicator function is essentially reduced. The 
Fourier coe?icients can be obtained by a scaling relationship 
by multiplying preliminary Fourier coef?cients obtained by 
the Fourier Transform With a provided scaling factor to obtain 
the exact Fourier coe?icients. 
US 8,402,399 B2 
3 
Furthermore, tiles may be de?ned as a portion of the mask 
layout With one or more polygons such that the one or more 
polygons are fully contained in the tile, Wherein the pixel siZe 
may be de?ned as a pixel siZe in at least one dimension 
Wherein the pixel siZe in the at least one dimension is obtained 
as the greatest common divider of the tile siZe in the at least 
one dimension and the coordinates of the vertices of the one 
or more polygons in the at least one dimension. 
The indicator function can represent the polygon by a 
function of coordinates Within the tile, Wherein the function 
de?nes Whether a point is Within the polygon or not over the 
coordinates, each coordinate corresponds to a pixel having 
the pixel siZe in the at least one dimension. 
FIG. 1 shoWs schematically the general steps for designing 
a lithography mask used eg for a manufacturing process of 
highly integrated circuits having a pattern siZe in a range of 
the Wavelength of the illuminating light of the lithography 
equipment. Starting With a given desired pattern Which shall 
be obtained on a substrate, a print simulation 11 of an initial 
mask layout is performed by simulating the behavior of illu 
minating light being passed through the initial mask layout 
and its effect on a photoresist to be exposed. The result is a 
simulated printed image Which can be compared With the 
given desired pattern in a defect detection process 12. 
Depending on the differences betWeen the desired pattern and 
the simulated printed image, the initial mask layout is itera 
tively modi?ed in a correction process 13 and the step of 
simulating the printed image is repeated as long as a measure 
of the difference betWeen the simulated printed image and the 
desired pattern is above a tolerance threshold. 
In FIG. 2, the print simulation process of a given lithogra 
phy mask layout is shoWn in more detail. As an overvieW, the 
simulated printed image is obtained by taking into account 
the optical model of the lithography environment as Well as 
the resist model and the etching model modeling the behavior 
of the photoresist applied onto the substrate and the charac 
teristics of an etchant used for etching the exposed (or non 
exposed) photoresist, respectively. The optical modeling of 
the lithography environment is done using a pupil function 
describing the transmission of the one or more lenses and the 
characteristics of the source Which are mixed in a mixing 
process 21 and fed to an Eigenvector decomposition process 
22. The result of the Eigenvector decomposition process 22 is 
Fourier-Transformed in a ?rst Fourier Transform process 23 
to obtain a Fourier representation of optical model. 
In a second Fourier Transform process 24 the mask trans 
mission function of the lithography mask layout is also Fou 
rier-Transformed such that the Fourier representation of the 
lithography mask layout and the Fourier representation of the 
optical model of the lithography environment are mixed in a 
second mixing process 25 and supplied to an inverse Fourier 
Transform process 28 to obtain a simulated illumination pat 
tern of light Which is irradiated onto the substrate. By feeding 
the simulated illumination pattern to a subsequent resist 
model process 26 for taking into account the characteristics of 
the photoresist and etching model process 27 for taking into 
account the characteristics of the etching process the simu 
lated printed image can be obtained. 
As mentioned before, the Fourier Transformation of the 
mask transmission function of the lithography mask layout 
can be complex, so that for modern IC layouts the complexity 
is not tractable anymore. Using a discrete Fourier Transform 
on a sampled lithography mask layout the complexity can be 
reduced. HoWever, aliasing is introduced such that the Fourier 
coef?cients computed do not correspond anymore to the 
original mask pattern. 
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According to one embodiment proposed herein, the Fou 
rier Transform of the given desired lithography mask layout is 
computed in three steps. These steps are illustrated in the 
block diagram of FIG. 4. 
According to a ?rst step, Which is a sampling step 31, the 
given lithography mask layout is sampled. 
It is common to apply the transformation over a rectangular 
subset TeR2, Which is called a tile: 
Wherein T,C and Ty correspond to the siZe of the tile in tWo 
dimensions (x-axis, y-axis) in Cartesian coordinates. In the 
context of a semiconductor manufacturing process, this sec 
tion can consist of the entire substrate layer or a subsection 
thereof. In many cases, the layer Will be divided up into 
individual tiles and the polygons in each tile are obtained by 
extracting the tiles such that only the polygon description is 
kept that ?ts into the particular tile. 
A rectilinear polygon P contained in the tile is a subset of 
the tile Whose boundaries are parallel either to the x-axis or 
the y-axis. The polygon P can be described by the ordered list 
of its K vertices: 
The vertices of the polygon P can be ordered clockWise in 
this embodiment, as illustrated by an example polygon Which 
is shoWn in FIG. 3. Usually, as in a semiconductor manufac 
turing process the polygons contained in a tile are non-over 
lapping and thus the mask transmission function can be 
de?ned as the sum of the indicator functions f(x, y) of the 
different polygons PO, . . . , PM_l CT: 
The indicator function f(x, y) corresponds to a function of 
coordinates Within the tile, Wherein the function de?nes 
Whether a point is Within the polygon or not over the coordi 
nates. 
The sampling of the discrete image is done essentially by 
sampling f(x, y) on a regular grid. The grid is chosen in order 
to minimiZe the siZe of the discrete image created and such 
that every polygon P can be represented as an integer number 
of pixels. Thus, a pixel is of the siZe px><py, Where p,C is the 
greatest common divider (GCD) of T,C and the x-coordinates 
of the polygons’ vertices and respectively py is the GCD of Ty 
and the y-coordinates of the polygons’ vertices. In other 
Words, p,C and py represent the greatest common dividers of all 
the distances (from the origin) along the x-coordinates and 
the y-coordinates, respectively, betWeen the vertices de?ning 
the polygon P as indicated in (2). Then, the discrete image is 
given by: 
The inputs are the coordinates of the vertices of the poly 
gons, the tile siZe is TxxTy and the pixel siZe is px><py. 
The sampling step can be implemented in hardWare using 
a simple logic or in softWare. 
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In the second step, which is a Fourier-Transform process 
32, the two-dimensional fast Fourier Transformation of fT[m, 
n] is computed. For example, the computation can be imple 
mented using a standard butter?y hardware structure. The 
preliminary Fourier coef?cients are obtained as follows: 
k=0,..., 
In a next step, which is a scaling process 33, a scaling 
procedure is performed on the obtained preliminary Fourier 
series coef?cients Fk,Z of f(x, y) by using the following rela 
tionship: 
wherein the scaling factor is given by: 
The sin c function is de?ned as: 
sin C(X) : 
zrx 
By convention, sin c (0):l. This scaling factor can be 
written as: 
Thus in practice, the multiplication of a complex number Z 
by ‘Pk,Z can be implemented using three additions and three 
multiplications as described in H. J. Nussbaumer, “Fast Fou 
rier Transform and Convolution Algorithms”, Springer Ver 
lag, Berlin, 1982, an implementation of which is schemati 
cally shown in FIG. 5. 
FIG. 5 shows a possible implementation of the scaling step 
which is made of adder stages 51, multiplication stages 52 
and a subtraction stage 53. The indices r and i denote respec 
tively real and imaginary parts. The output corresponds to 
20 
25 
30 
35 
40 
45 
50 
60 
65 
6 
q:[3e_jez The scaling factors p1, p2 andp3 canbe precomputed 
and stored in a lookup table 34. In hardware this can be 
implemented using simple logic. Alternatively, a CORDIC 
unit can be used performing a multiplication by a scalar and 
vector rotation in a single step or only vector rotation using 
two multiplicators in addition for the multiplication by [3. In 
that case, only [3 and 6 need to be stored in the lookup table 34. 
As an alternative implementation, the calculation can be per 
formed in a microprocessor carrying out a software code. 
In the following, the mathematical background is dis 
cussed to show that the Fourier series of f(x, y) can be 
expressed in terms of the discrete Fourier Transform of 
When f(x, y) is the indicator function of M non-overlap 
ping rectilinear polygons included in a tile T:[0, Tx)><[0, Ty), 
as described above, the coordinates of the polygons are: 
where K- is the number of vertices of the ith polygon. 
Choose px, pyeN such that 
Since pXII and py:l always satisfy these relationships 
such numbers can be found easily. However, p,C and py should 
be chosen as large as possible, hence: 
Mil 
U in 141251] [:0 
where GCD(a, b, . . . ) gives the greatest common divider of 
all the numbers in argument. Pixel function is as follows: 
0 otherwise 
Finally, it is possible to de?ne the sampled version of f(x, y) 
as outlined before: 
US 8,402,399 B2 
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If the relations of above equations are respected, then We 
have the following relationship betWeen f(x, y) and fIm, n]: 
To compute the Fourier series coe?icients of this expres 
sion, f and 1Phas to be made periodic of periodT,C and Ty in the 
x and y direction, respectively. Thus, the 2D Fourier series 
coef?cients can be computed as: 
Combining both equations above: 
Furthermore: 
Where We used the substitution uar-mp,C and v?hnpy. 
Hence it becomes: 
= Dmim 
Where We used in (a) the periodicity of IP(x, y) to remove 
the dependency of the integral on m and n. 
NoW the value of lPkJIFkJPP} is computed. 
IP(x, y) can be Written as: 
Where 
reclB(l) : 2 2 
0 otherwise 
and if it is periodiZed With period T, the corresponding Fourier 
series is given by: 
k 
T 
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8 
If in addition the delay property and the separability of the 
Fourier series is used: 
In conclusion We can shoW that the Fourier series of f(x, y) 
can be expressed in terms of the DFT of fIm, n]: 
While the present invention has been described With refer 
ence to certain embodiments, it Will be understood by those 
skilled in the art that various changes can be made and equiva 
lents can be substituted Without departing from the scope of 
the present invention. In addition, many modi?cations can be 
made to adapt a particular situation to the teachings of the 
present invention Without departing from its scope. There 
fore, it is intended that the present invention not be limited to 
the particular embodiment disclosed, but that the present 
invention Will include all embodiments falling Within the 
scope of the appended claims. For example, the present inven 
tion can be contemplated for various applications. While 
embodiments described above shall merely ?nd applications 
in lithography masks, the skilled person can appreciate poten 
tial applications to other methods of printing. Furthermore, 
alternative de?nitions can be used for the Fourier coef?cients, 
the Fourier Transform, etc., as usual in this ?eld. Also, various 
Fourier Transform types can be relied upon, eg a Fast Fou 
rier Transform or evolutions thereof. 
We claim: 
1. A Method for computing Fourier coef?cients for a Fou 
rier representation of a mask transmission function for the 
print simulation of a lithography mask used in the manufac 
ture of lithography masks, said lithography masks having use 
in the manufacture of integrated circuits, the method com 
prising the steps of: 
sampling at least one polygon of a mask pattern of the 
lithography mask to obtain an indicator function de?n 
ing said at least one polygon using a number of pixels; 
performing a Fourier Transform on said indicator function 
to obtain preliminary Fourier coe?icients; and 
scaling said preliminary Fourier coef?cients to obtain the 
Fourier coef?cients for the Fourier representation of said 
mask transmission function, 
Wherein said mask pattern comprises at least one tile, 
Which in turn comprises said at least one polygon such 
that said at least one polygon is fully contained therein, 
Wherein pixel siZe of said number of pixels is de?ned in at 
least one dimension, 
Wherein said pixel siZe in said at least one dimension is 
obtained as i) a greatest common divider of tile siZe of 
said at least one tile in said at least one dimension and ii) 
coordinates of ver‘tices of said at least one polygon in 
said at least one dimension, 
Wherein at least one of the steps is carried out using a 
computer device. 
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2. The Method according to claim 1, wherein said Fourier 
Transform is a Fast Fourier Transform. 
3. The Method according to claim 1, Wherein said Fourier 
Transform is a Discrete Fourier Transform. 
4. The Method according to claim 1, Wherein the sampling 
step utiliZes the minimal number of pixels possible. 
5. The Method according to claim 1, further comprising the 
step of using the obtained Fourier coef?cients to obtain a print 
simulation of said lithography mask. 
6. The Method according to claim 1, further comprising the 
step of using the obtained Fourier coef?cients for manufac 
ture of at least one of integrated circuits and lithography 
masks. 
7. The Method according to claim 1, Wherein said indicator 
function represents said at least one polygon by a function of 
coordinates Within the tile, Wherein said indicator function 
de?nes Whether a point is Within said at least one polygon, 
Wherein each said coordinate corresponds to a pixel having 
the pixel siZe in the at least one dimension. 
8. The Method according to claim 7, Wherein the step of 
scaling the preliminary Fourier coe?icients is performed by 
multiplying said preliminary Fourier coef?cients by scaling 
factors to obtain said Fourier coef?cients for said Fourier 
representation of said mask transmission function, Wherein 
said scaling factors are determined according to a scaling 
factor function depending on the coordinates. 
9. The Method according to claim 8, Wherein said scaling 
factors are provided using a lookup table. 
10. A System for computing Fourier coef?cients for a 
Fourier representation of a mask transmission function for a 
lithography mask, comprising: 
means for sampling at least one polygon of a mask pattern 
of the lithography mask to obtain an indicator function 
de?ning said at least one polygon using a number of 
pixels; 
a computer device including means for performing a Fou 
rier Transform operation on said indicator function to 
obtain preliminary Fourier coe?icients; and 
scaling means for scaling said preliminary Fourier coeffi 
cients to obtain the Fourier coef?cients for the Fourier 
representation of the mask transmission function, 
Wherein said mask pattern comprises at least one tile, 
Which in turn comprises said at least one polygon such 
that said at least one polygon is fully contained therein, 
5 
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Wherein pixel siZe of said number of pixels is de?ned in at 
least one dimension, 
Wherein said pixel siZe in said at least one dimension is 
obtained as i) a greatest common divider of tile siZe of 
said at least one tile in said at least one dimension and ii) 
coordinates of vertices of said at least one polygon in 
said at least one dimension. 
11. A Method for computing Fourier coe?icients for a 
Fourier representation of a mask transmission function for the 
print simulation of a lithography mask used in the manufac 
ture of lithography masks, said lithography masks having use 
in the manufacture of integrated circuits, the method com 
prising the steps of: 
sampling at least one polygon of a mask pattern of the 
lithography mask to obtain an indicator function de?n 
ing said one or more polygons using a number of pixels; 
performing a Fourier Transform on said indicator function 
to obtain preliminary Fourier coe?icients; 
scaling said preliminary Fourier coef?cients to obtain the 
Fourier coef?cients for the Fourier representation of said 
mask transmission function; 
using said Fourier coef?cients to obtain a print simulation 
of the lithography mask; and 
using said print simulation for the manufacture of at least 
one of integrated circuit and lithography mask, 
Wherein at least one of the steps is carried out using a 
computer device, 
Wherein said mask pattern comprises at least one tile, 
Which in turn comprises said at least one polygon such 
that said at least one polygon is fully contained therein, 
Wherein pixel siZe of said number of pixels is de?ned in at 
least one dimension, 
Wherein said pixel siZe in said at least one dimension is 
obtained as i) a greatest common divider of tile siZe of 
said at least one tile in said at least one dimension and ii) 
coordinates of vertices of said at least one polygon in 
said at least one dimension. 
12. The Method according to claim 11, Wherein said Fou 
rier Transform is a Fast Fourier Transform. 
13. The Method according to claim 11, Wherein the sam 
pling step utiliZes the minimum number of pixels. 
